MATLAB SIMULINK HDL CODER - RELEASE NOTES Guide de l'utilisateur Page 66

  • Télécharger
  • Ajouter à mon manuel
  • Imprimer
  • Page
    / 79
  • Table des matières
  • MARQUE LIVRES
  • Noté. / 5. Basé sur avis des utilisateurs
Vue de la page 65
66 www.xilinx.com System Generator for DSP Getting Started Guide
UG639 (v 14.3) October 16, 2012
Chapter 4: Getting Started
Lesson 6 - Designing Filters
Introduction
Digital filters are a common DSP operation and especially well suited to implementation in FPGAs. High-
performance applications benefit greatly from parallel filters that can return a results on every clock cycle. The
Virtex®- 5 device includes up to 550 parallel multipliers. The FIR Compiler is designed to use these multipliers in
the most efficient manner for creating commonly used FIR filters. An alternative implementation is available called
“distributed arithmetic” that creates FIR filters without using multipliers by employing a shift-add technique. This
can be used for smaller devices when the available multipliers have been allocated to other functions.
Vue de la page 65
1 2 ... 61 62 63 64 65 66 67 68 69 70 71 ... 78 79

Commentaires sur ces manuels

Pas de commentaire