
9/21/2011
15
From Algorithm to Synthesizable RTL
MATLABMATLAB
® ®
andand SimulinkSimulink
®®
Algorithm and System DesignAlgorithm and System Design
Model Refinement for HardwareModel Refinement for Hardware
Back Annotation
HDL CoHDL Co--SimulationSimulation
Automatic HDL Automatic HDL
Code GenerationCode Generation
Behavioral Simulation
34
Map
Place & Route
Synthesis
Static Timing Analysis
Timing Simulation
Functional Simulation
FPGA HardwareFPGA Hardware
FPGAFPGA--inin--thethe--LoopLoop
Flexible Design Environment
Design, Simulation and Implementation
35
Choice of best modeling methods
(Simulink, MATLAB and Stateflow)
Integrate with MATLAB Algorithm Design
Commentaires sur ces manuels