MATLAB SIMULINK HDL CODER 1 Manuel d'utilisateur Page 6

  • Télécharger
  • Ajouter à mon manuel
  • Imprimer
  • Page
    / 46
  • Table des matières
  • MARQUE LIVRES
  • Noté. / 5. Basé sur avis des utilisateurs
Vue de la page 5
9/21/2011
6
Use Model-Based Design to provide
an integrated workflow
Things to remember ….
DESIGN
Speed up algorithm development
with a unified design environment
Automate manual steps in
FPGA implementation to enable
shorter iteration c
y
cles
Algorithm
Development
MATLAB
Simulink
Stateflow
14
y
Integrate FPGA development tools to
reduce verification time
Agenda
9:45
Welcome
10:00
Reduce FPGA Develo
p
ment Time with Model-Based Desi
g
n
p
g
11:00
Break
11:15
Integrated HDL Verification
12:00
Xilinx Target-optimized FPGA Design Using MATLAB and Simulink
13:15
Lunch
15
13:15
Lunch
14:15
FPGA Design Optimization Techniques
15:45
Q&A, Summary and Wrap-up
Vue de la page 5
1 2 3 4 5 6 7 8 9 10 11 ... 45 46

Commentaires sur ces manuels

Pas de commentaire